Behavioral Synthesis of Asynchronous Systems
نویسنده
چکیده
In asynchronous system, initiation and completion of operations are events that can occur at any instant and the execution time is data dependent. Thus if an asynchronous timing model is considered, we can provide scheduling and resource allocation methods which will have a significant impact on the performance and the area of the final implementation. Until now the different methods proposed for High-Level Synthesis (HLS) do not apply to the above topics. This paper proposes a methodology for the scheduling of asynchronous systems. It is based on the average delay. or the delay as a function of the inputs or even a probL.dlity distribution of the delay. Thus, a statistical methodology to estimate the average computation time of operators such as adder, substractor or multiplier have been proposed in a previous paper [3]. As can be seen in Table 1, the estimated values (ignoring the control delay) of this method are similar to the results given by the probabilistic methods proposed in [4, 51. The aim of this paper is to propose
منابع مشابه
A Behavioral Design Flow for Synthesis and Optimization of Asynchronous Systems
JOHN B. HANSEN: A Behavioral Design Flow for Synthesis and Optimization of Asynchronous Systems. (Under the direction of Montek Singh.) Asynchronous or clockless design is believed to hold the promise of alleviating many of the challenges currently facing microelectronic design. Distributing a high-speed clock signal across an entire chip is an increasing challenge, particularly as the number o...
متن کاملConcurrency-enhancing Transformations for Asynchronous Behavioral Specifications
JOHN B. HANSEN: Concurrency-Enhancing Transformations for Asynchronous Behavioral Specifications (Under the direction of Montek Singh) State-of-the-art synthesis tools for the design of asynchronous systems rely on syntax-driven translation of behavioral specifications. While these tools provide the benefit of rapid design, they are severely limited in the performance of their resulting impleme...
متن کاملModule-based Synthesis of Behavioral Verilog Descriptions to Asynchronous Circuits
In this paper we present a design tool for automatic synthesis of Verilog behavioral description of an asynchronous circuit into delay insensitive presynthesized library modules, using syntax directed techniques. Our design tool can also generate appropriate output to support implementing the circuit on ASICs and LUT-based FPGAs consequently rapid prototyping of the asynchronous circuit becomes...
متن کاملBit Error Performance for Asynchronous Ds Cdma Systems Over Multipath Rayleigh Fading Channels (RESEARCH NOTE)
In recent years, there has been considerable interest in the use of CDMA in mobile communications. Bit error rate is one of the most important parameters in the evaluation of CDMA systems. In this paper, we develop a technique to find an accurate approximation to the probability of bit error for asynchronous direct–sequence code division multiple–access (DS/CDMA) systems by modeling the multipl...
متن کاملSynthesis Tool for Asynchronous Circuits Based on PCFB and PCHB
This paper introduces a synthesis tool for template-based synthesis of asynchronous circuits. The tool, named Template Synthesizer (TSYN) and it is a part of a complete asynchronous design flow named Persia. This tool transforms a behavioral description of a circuit to a sized transistor net-list. The input behavioral description must fit into some previously known templates. These templates ar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004